MatCat.OpenSource/8sa1-gcc
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

[ARM][obvious] Fix typos in *thumb1_mulsi3 comment

Browse Source 
* config/arm/thumb1.md (*thumb1_mulsi3): Fix typos in comment.

From-SVN: r237058
This commit is contained in:
Kyrylo Tkachov 2016-06-03 08:43:28 +00:00 committed by Kyrylo Tkachov
parent de3ba371c5
commit b82617e340
2 changed files with 9 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
gcc/ChangeLog
View File

@ -1,3 +1,7 @@
2016-06-03 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
* config/arm/thumb1.md (*thumb1_mulsi3): Fix typos in comment.
2016-06-03 Jakub Jelinek <jakub@redhat.com>
PR middle-end/71387

10
gcc/config/arm/thumb1.md
View File

@ -142,11 +142,11 @@
(set_attr "type" "alus_sreg")]
)
; Unfortunately with the Thumb the '&'/'0' trick can fails when operands
; 1 and 2; are the same, because reload will make operand 0 match
; operand 1 without realizing that this conflicts with operand 2. We fix
; this by adding another alternative to match this case, and then `reload'
; it ourselves. This alternative must come first.
;; Unfortunately on Thumb the '&'/'0' trick can fail when operands
;; 1 and 2 are the same, because reload will make operand 0 match
;; operand 1 without realizing that this conflicts with operand 2. We fix
;; this by adding another alternative to match this case, and then `reload'
;; it ourselves. This alternative must come first.
(define_insn "*thumb_mulsi3"
[(set (match_operand:SI 0 "register_operand" "=&l,&l,&l")
(mult:SI (match_operand:SI 1 "register_operand" "%l,*h,0")