MatCat.OpenSource/8sa1-binutils-gdb
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Initialise value to zero to avoid a compile time warning.

Browse Source
This commit is contained in:
Nick Clifton 2005-04-04 10:09:52 +00:00
parent ec74bb7502
commit 9494d73902
6 changed files with 21 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
opcodes/ChangeLog
View File

@ -1,3 +1,11 @@
2005-04-04 Nick Clifton <nickc@redhat.com>
* fr30-asm.c: Regenerate.
* frv-asm.c: Regenerate.
* iq2000-asm.c: Regenerate.
* m32r-asm.c: Regenerate.
* openrisc-asm.c: Regenerate.
2005-04-01 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (PNI_Fixup): Neither mwait nor monitor have any

4
opcodes/fr30-asm.c
View File

@ -269,14 +269,14 @@ fr30_cgen_parse_operand (cd, opindex, strp, fields)
break;
case FR30_OPERAND_LABEL12 :
{
bfd_vma value;
bfd_vma value = 0;
errmsg = cgen_parse_address (cd, strp, FR30_OPERAND_LABEL12, 0, NULL, & value);
fields->f_rel12 = value;
}
break;
case FR30_OPERAND_LABEL9 :
{
bfd_vma value;
bfd_vma value = 0;
errmsg = cgen_parse_address (cd, strp, FR30_OPERAND_LABEL9, 0, NULL, & value);
fields->f_rel9 = value;
}

4
opcodes/frv-asm.c
View File

@ -1229,14 +1229,14 @@ frv_cgen_parse_operand (cd, opindex, strp, fields)
break;
case FRV_OPERAND_LABEL16 :
{
bfd_vma value;
bfd_vma value = 0;
errmsg = cgen_parse_address (cd, strp, FRV_OPERAND_LABEL16, 0, NULL, & value);
fields->f_label16 = value;
}
break;
case FRV_OPERAND_LABEL24 :
{
bfd_vma value;
bfd_vma value = 0;
errmsg = parse_call_label (cd, strp, FRV_OPERAND_LABEL24, 0, NULL, & value);
fields->f_label24 = value;
}

7
opcodes/iq2000-asm.c
View File

@ -358,7 +358,7 @@ iq2000_cgen_parse_operand (cd, opindex, strp, fields)
break;
case IQ2000_OPERAND_BASEOFF :
{
bfd_vma value;
bfd_vma value = 0;
errmsg = cgen_parse_address (cd, strp, IQ2000_OPERAND_BASEOFF, 0, NULL, & value);
fields->f_imm = value;
}
@ -401,7 +401,7 @@ iq2000_cgen_parse_operand (cd, opindex, strp, fields)
break;
case IQ2000_OPERAND_JMPTARG :
{
bfd_vma value;
bfd_vma value = 0;
errmsg = cgen_parse_address (cd, strp, IQ2000_OPERAND_JMPTARG, 0, NULL, & value);
fields->f_jtarg = value;
}
@ -409,7 +409,6 @@ iq2000_cgen_parse_operand (cd, opindex, strp, fields)
case IQ2000_OPERAND_JMPTARGQ10 :
{
bfd_vma value = 0;
errmsg = parse_jtargq10 (cd, strp, IQ2000_OPERAND_JMPTARGQ10, 0, NULL, & value);
fields->f_jtargq10 = value;
}
@ -434,7 +433,7 @@ iq2000_cgen_parse_operand (cd, opindex, strp, fields)
break;
case IQ2000_OPERAND_OFFSET :
{
bfd_vma value;
bfd_vma value = 0;
errmsg = cgen_parse_address (cd, strp, IQ2000_OPERAND_OFFSET, 0, NULL, & value);
fields->f_offset = value;
}

8
opcodes/m32r-asm.c
View File

@ -255,21 +255,21 @@ m32r_cgen_parse_operand (cd, opindex, strp, fields)
break;
case M32R_OPERAND_DISP16 :
{
bfd_vma value;
bfd_vma value = 0;
errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_DISP16, 0, NULL, & value);
fields->f_disp16 = value;
}
break;
case M32R_OPERAND_DISP24 :
{
bfd_vma value;
bfd_vma value = 0;
errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_DISP24, 0, NULL, & value);
fields->f_disp24 = value;
}
break;
case M32R_OPERAND_DISP8 :
{
bfd_vma value;
bfd_vma value = 0;
errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_DISP8, 0, NULL, & value);
fields->f_disp8 = value;
}
@ -312,7 +312,7 @@ m32r_cgen_parse_operand (cd, opindex, strp, fields)
break;
case M32R_OPERAND_UIMM24 :
{
bfd_vma value;
bfd_vma value = 0;
errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_UIMM24, 0, NULL, & value);
fields->f_uimm24 = value;
}

4
opcodes/openrisc-asm.c
View File

@ -201,14 +201,14 @@ openrisc_cgen_parse_operand (cd, opindex, strp, fields)
{
case OPENRISC_OPERAND_ABS_26 :
{
bfd_vma value;
bfd_vma value = 0;
errmsg = cgen_parse_address (cd, strp, OPENRISC_OPERAND_ABS_26, 0, NULL, & value);
fields->f_abs26 = value;
}
break;
case OPENRISC_OPERAND_DISP_26 :
{
bfd_vma value;
bfd_vma value = 0;
errmsg = cgen_parse_address (cd, strp, OPENRISC_OPERAND_DISP_26, 0, NULL, & value);
fields->f_disp26 = value;
}