MatCat.OpenSource/8SA1Sim
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

STx instructions mostly done

Browse Source
This commit is contained in:
MatCat 2021-04-11 21:35:51 -07:00
parent 91c53ef074
commit 95ee08a318
4 changed files with 1462 additions and 60 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
examples/printstring.asm
View File

@ -13,7 +13,7 @@
SECTION .text SECTION .text
START: LDAB MYSTRING ; Put string address into AB START: LDAB MYSTRING ; Put string address into AB
PHAB ; and push to the stack PHAB ; and push to the stack
PJSR PRINTSTRING ; Call PRINTSTRING routine JSR PRINTSTRING ; Call PRINTSTRING routine
SECTION .printstring SECTION .printstring
PRINTSTRING: PLAB PRINTSTRING: PLAB
@ -39,7 +39,7 @@ ROLLOVER: ADD D, $1
JMP PRINTLOOP ; Loop back and keep reading in the string JMP PRINTLOOP ; Loop back and keep reading in the string
RETURN: PLAB ; To return we need to clean up our stack use first RETURN: PLAB ; To return we need to clean up our stack use first
PLA PLA
PRTS RTS
SECTION .data SECTION .data
DISPLAY equ D00000h DISPLAY equ D00000h

1515
js/isa/stx.js
View File

File diff suppressed because it is too large Load Diff

1
js/isa/tx.js
View File

@ -225,3 +225,4 @@ class IS_TDC extends Microcode_Instruction {
is_TDC = new IS_TDC; is_TDC = new IS_TDC;
Instructions.push(is_TDC); Instructions.push(is_TDC);

2
js/main.js
View File

@ -28,7 +28,7 @@ cpu.RAM[0xD9] = is_LDAB_cda.Bytecode; // printloop
cpu.RAM[0xDA] = is_CMP.Bytecode; cpu.RAM[0xDA] = is_CMP.Bytecode;
cpu.RAM[0xDB] = is_BEQ_i.Bytecode; cpu.RAM[0xDB] = is_BEQ_i.Bytecode;
cpu.RAM[0xDC] = v_return; cpu.RAM[0xDC] = v_return;
cpu.RAM[0xDD] = is_STAL_spin.Bytecode; cpu.RAM[0xDD] = is_STAL_spa24.Bytecode;
cpu.RAM[0xDE] = is_ADD_gpci.Bytecode cpu.RAM[0xDE] = is_ADD_gpci.Bytecode
cpu.RAM[0xDF] = 1; cpu.RAM[0xDF] = 1;
cpu.RAM[0xE0] = is_BCS_i.Bytecode; cpu.RAM[0xE0] = is_BCS_i.Bytecode;