MatCat.OpenSource/8SA1Sim
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
11862865f8
8SA1Sim/index.html

90 lines
4.4 KiB
HTML
Raw Normal View History

First Commit
2021-04-03 22:03:47 -04:00
<html>
<head>
Working on ISA documentation
2021-04-08 02:07:32 -04:00
<title>MatCat's 8SA1 CPU Emulator</title>
First Commit
2021-04-03 22:03:47 -04:00
</head>
Added interface and demo code to run
2021-04-04 05:16:38 -04:00
<body style="font-family: monospace; font-size: 1.5em;">
Refactoring of the display and some 24 bit instructions
2021-04-09 04:39:21 -04:00
<div style="display: flex;">
<div>
<span style="font-size: 0.7em;">Display (0xD00000-0xDFFFFF):</span><br />
<span style="font-size: 0.75em; display: inline-block; padding: 30px; background: rgb(213,206,166); background: -moz-radial-gradient(center, ellipse cover, rgba(213,206,166,1) 0%, rgba(201,193,144,1) 47%, rgba(183,173,112,1) 100%); background: -webkit-radial-gradient(center, ellipse cover, rgba(213,206,166,1) 0%,rgba(201,193,144,1) 47%,rgba(183,173,112,1) 100%); background: radial-gradient(ellipse at center, rgba(213,206,166,1) 0%,rgba(201,193,144,1) 47%,rgba(183,173,112,1) 100%); filter: progid:DXImageTransform.Microsoft.gradient( startColorstr='#d5cea6', endColorstr='#b7ad70',GradientType=1 );">
<span id="TEXT_OUT" style="border: 1px solid black; width: 44em; height: 28em; display: inline-block; color: #ddd; padding: 2px; background-color: #222;">MatCat 8SA1 Computer<br /></span></span>
</div>
<div style="font-size: 0.8em; margin-left: 10px; margin-top: 30px;">
<div>
<input type="button" id ="btn_rst" value="RESET" />
</div>
<div>
<span>DATA: </span><span id="Data_BUS"></span>
</div>
<div>
<span>PC&nbsp;&nbsp;: </span><span id="PC_Register"></span>
</div>
<div>
<span>MCC : </span><span id="MCC_Register"></span>
</div>
WIP to branch instuctions, implementing OVERFLOW status register flag, implamented Thread Interupt feature
2021-04-13 04:43:35 -04:00
<div>
<span>IC&nbsp;&nbsp;: </span><span id="IC_Register"></span>
</div>
Refactoring of the display and some 24 bit instructions
2021-04-09 04:39:21 -04:00
<div>
<span>CO&nbsp;&nbsp;: </span><span id="CO_Register"></span>
</div>
<div>
<span>SP&nbsp;&nbsp;: </span><span id="SP_Register"></span>
</div>
<div>
<span>SR&nbsp;&nbsp;: </span><span id="SR_Register"></span>
</div>
<div>
<span>IR&nbsp;&nbsp;: </span><span id="IR_Register"></span>
</div>
<div>
<span>IR2&nbsp;: </span><span id="IR2_Register"></span>
</div>
<div>
<span>GPA : </span><span id="GPA_Register"></span>
</div>
<div>
<span>GPB : </span><span id="GPB_Register"></span>
</div>
<div>
<span>GPC : </span><span id="GPC_Register"></span>
</div>
<div>
<span>GPD : </span><span id="GPD_Register"></span>
</div>
<div>
<input type="button" id ="btn_clk" value="CLOCK" />
Support for negative and overflow, ISA work, display registers for clearing and forcing update (on SIM only for force update), memory editor, and more
2021-04-15 03:37:00 -04:00
<span id="clk_counter">0</span><input type="button" id ="btn_runtil" value="BREAK AT:" /> 0x<input id="addrbrk" type="text" value="30" pattern="[a-fA-F\d]+" /> <input type="button" id ="btn_stopclk" value="STOP CLOCK" disabled /><br />
Refactoring of the display and some 24 bit instructions
2021-04-09 04:39:21 -04:00
<span>Clock Interval: </span><input id="clkinterval" type="number" value="1" size="4" min="1" max="999999" />mS
Support for negative and overflow, ISA work, display registers for clearing and forcing update (on SIM only for force update), memory editor, and more
2021-04-15 03:37:00 -04:00
<span>Cycles Per Interval: </span><input id="clkcycles" type="number" value="50" size="4" min="1" max="999999" /><br />
CPU Frequency: <span id="clk_freq"> </span>
Refactoring of the display and some 24 bit instructions
2021-04-09 04:39:21 -04:00
</div>
Added many instructions and some UI improvements
2021-04-05 05:49:12 -04:00
</div>
Added interface and demo code to run
2021-04-04 05:16:38 -04:00
</div>
Refactoring of the display and some 24 bit instructions
2021-04-09 04:39:21 -04:00
<div style="font-size: 0.9em;">
Added line controller to RAM
2021-04-07 04:51:21 -04:00
<span>RAM : [<span id="Address_BUS"></span>] <span>Lines: </span><input id="ramlines" type="number" value="4" size="4" min="1" max="1024" /></span><br /><span id="RAM"></span>
Added interface and demo code to run
2021-04-04 05:16:38 -04:00
</div>
Support for negative and overflow, ISA work, display registers for clearing and forcing update (on SIM only for force update), memory editor, and more
2021-04-15 03:37:00 -04:00
<div style="font-size: 0.9em;">
0x<input type="text" value="000000" pattern="[a-fA-F\d]+" id="txt_ramaddr" size="6"><input type="text" pattern="[a-fA-F\d]+" value="0000" id="txt_ramval" size="4"><input type="button" value="Save" id="btn_saveram">
</div>
Refactoring of the display and some 24 bit instructions
2021-04-09 04:39:21 -04:00
<div style="font-size: 0.9em;">
Added line controller to RAM
2021-04-07 04:51:21 -04:00
<span>RAM (STACK): </span><br /><span id="STACK-RAM"></span>
Added a bunch of branching instructions, some stack instructions, and added stack example to the demo
2021-04-04 06:26:28 -04:00
</div>
Added interface and demo code to run
2021-04-04 05:16:38 -04:00
Working on ISA documentation
2021-04-08 02:07:32 -04:00
<script src="js/defines.js"></script>
Added interface and demo code to run
2021-04-04 05:16:38 -04:00
<script src="js/cpu.js"></script>
Added microcode compiler
2021-04-03 23:36:17 -04:00
<script src="js/microcode_compiler.js"></script>
Refacotred isa file formats, added more instructions
2021-04-10 18:33:40 -04:00
<script src="js/isa/ldx.js"></script>
<script src="js/isa/stx.js"></script>
<script src="js/isa/tx.js"></script>
<script src="js/isa/alu.js"></script>
<script src="js/isa/phx.js"></script>
<script src="js/isa/plx.js"></script>
<script src="js/isa/branching.js"></script>
<script src="js/isa/misc.js"></script>
Added interface and demo code to run
2021-04-04 05:16:38 -04:00
<script src="js/main.js"></script>
Memory now follows the location, shows red when writing to RAM and GREEN when reading, yellow when the address bus just happens to be sitting on the address but not actively reading or writing.
2021-04-06 02:49:23 -04:00
<script src="js/asm_compiler.js"></script>
First Commit
2021-04-03 22:03:47 -04:00
</body>
</html>
Reference in New Issue Copy Permalink